<p>➀ Intel showcased its 18A process node (planned for late 2025 HVM) and 14A roadmap (15-20% performance per watt gain) with advanced technologies like RibbonFET and High-NA EUV tools;</p><p>➁ Collaborations with EDA giants (Synopsys, Cadence, Siemens) emphasized AI-driven design flows, DTCO optimization, and advanced packaging solutions like EMIB-T and 2nd-gen co-packaged optics;</p><p>➂ Focused on U.S.-based ecosystem expansion, including Arizona fabs, partnerships with Amkor for advanced packaging, and leveraging government support for secure semiconductor supply chains.</p>
Related Articles
- Advancing Semiconductor Design: Intel’s Foveros 2.5D Packaging Technologyabout 1 month ago
- Synopsys Webinar – Enabling Multi-Die Design with Intel2 months ago
- Ex-Intel CEO Pat Gelsinger gives Japan's new leading-edge chipmaker advice, says Rapidus needs unique tech to compete with TSMC4 months ago
- Intel Nova Lake CPUs reportedly get a GPU overhaul — Xe3 Celestial and Xe4 Druid IPs used for graphics, media, and display4 months ago
- Intel reaches 'exciting milestone' for 18A 1.8nm-class wafers with first run at Arizona fab7 months ago
- Powering the Future: How Engineered Substrates and Material Innovation Drive the Semiconductor Revolution8 months ago
- CXL is Finally Coming in 202510 months ago
- Synopsys announces Ultra Ethernet and UALink IP to power the next-generation of AI datacenters10 months ago
- Alchip is Paving the Way to Future 3D Design Innovation11 months ago
- Welcome Back Intel Xeon 6900P Reasserts Intel Server Leadershipabout 1 year ago