1. TSMC is exploring a 'radically new' semiconductor packaging technique called panel-level packaging. 2. Panel-level packaging uses rectangular substrates instead of conventional round wafers, which can accommodate more chips. 3. The research is still in early stages and would require significant development of production tools and materials, as well as a potential overhaul of facilities for a long-term plan.
Related Articles
- Samsung's封装Challenge: The Rise and Fall of a Giant in Semiconductor Packaging9 months ago
- China bans research company that helped unearth Huawei's use of TSMC tech despite U.S. bans — TechInsights added to Unreliable Entity List by state authorities6 days ago
- TSMC Q3 up 31% y-o-y6 days ago
- How the Father of FinFETs Helped Save Moore’s Law8 days ago
- Teradyne and TSMC: Pioneering the Future of Semiconductor Testing Through the 2025 OIP Partner of the Year Award9 days ago
- Sofics’ ESD Innovations Power AI and Radiation-Hardened Breakthroughs on TSMC Platforms10 days ago
- Marvell Could Be A 'Marvellous' Buy10 days ago
- Taiwan proposes strategic tech alliance with the White House — "Taiwan Model" would help companies invest easily in the U.S. to satisfy demands12 days ago
- AI-generated security camera feed shows Sam Altman getting busted stealing GPUs from Target — ironic video shows OpenAI CEO saying he needs it for Sora inferencing13 days ago
- Nagarro: Considering Increasing My Position13 days ago