1. Alphawave Semi has announced the tape-out of an industry-first IO chiplet on TSMC's 7nm process, supporting UCIe, Ethernet, PCIe, and CXL. 2. The chiplet delivers a total bandwidth of up to 1.6Tbit/s and supports multiple standards including PCIe 6.0, CXL 3.x, and 800G Ethernet. 3. The company highlights the flexibility and scalability this chiplet provides for hyperscaler and datacenter infrastructure customers, allowing them to mix and match custom SoCs with I/O connectivity or memory expansion chiplets.
Related Articles
- UCIe 3.0 Spec Released with Big Speed Up for Chiplets3 months ago
 - World’s First UCIe Optical Chiplet7 months ago
 - Powering the Future: How Engineered Substrates and Material Innovation Drive the Semiconductor Revolution8 months ago
 - The Impact of UCIe on Chiplet Design: Lowering Barriers and Driving Innovationabout 1 year ago
 - UCIe in 3Dabout 1 year ago
 - Nice detailed review of AMD’s chiplet technologyabout 1 month ago
 - China's 96-core x86 CPU taps chiplet design to rival AMD EPYC and Intel Xeon — 13 chiplets per processor provide up to 384 cores on a single motherboard, but no word on power consumptionabout 1 month ago
 - Alphawave Semi tapes out on TSMC 3nmabout 1 month ago
 - Solderless connections for leading-edge ICsabout 2 months ago
 - Advancing Semiconductor Design: Intel’s Foveros 2.5D Packaging Technologyabout 2 months ago