<p>➀ Creonic launches a new oFEC codec IP core for next-gen optical and high-speed communication systems; </p><p>➁ The IP core supports both ASIC and FPGA configurations, offering flexibility and scalability; </p><p>➂ Enhances Creonic's portfolio for advanced networking solutions in telecommunications and HPC applications.</p>
Related Articles
- AI Studio Improves SoC Designer Productivity By 10X7 months ago
- Outlook 2025 with David Hwang of Alchip8 months ago
- Broadcom unveils gigantic 3.5D XDSiP platform for AI XPUs — 6000mm² of stacked silicon with 12 HBM modules10 months ago
- Alchip Announces Successful 2nm Test Chip Tapeout12 months ago
- Picture of the Day: LightMatter’s Passage M1000 3D photonic superchip4 days ago
- U.S. finally grants Nvidia license to ship AI GPUs to UAE: 500,000 Blackwell GPUs coming to the Gulf region5 days ago
- Bochum University of Applied Sciences Strengthens Partnerships in Kenya5 days ago
- EU project Hydro4U brings new hydropower solutions to Central Asia5 days ago
- EU Project Hydro4U Introduces New Hydropower Solutions to Central Asia5 days ago
- Defending critical UK satellites from laser threats5 days ago