04/30/2025, 05:20 AM UTC
Codasip平台加速CHERI技术应用Codasip platform accelerates CHERI adoption
➀ Codasip推出Codasip Prime平台，集成CHERI技术，提升基于RISC-V架构的存储器安全与系统安全性；
➁ 该平台包含FPGA硬件、软件开发套件及CHERI专用IP，支持安全软件开发并满足欧盟《网络弹性法案》等法规要求；
➂ CHERI技术可防范87%的存储器相关网络攻击，无需重写代码即可实现低成本防护，Codasip正与CHERI联盟合作推动RISC-V扩展标准化。
➀ Codasip launched Codasip Prime, a pre-silicon platform integrating CHERI technology to enhance memory safety and security in RISC-V-based systems;
➁ The platform includes FPGA hardware, a software development kit, and CHERI-specific IP to enable secure software development and compliance with regulations like the EU Cyber Resilience Act;
➂ CHERI addresses 87% of memory-related cyberattacks, offering cost-effective protection without requiring full software rewrites, with Codasip collaborating with the CHERI Alliance to standardize RISC-V extensions.
---
本文由大语言模型（LLM）生成，旨在为读者提供半导体新闻内容的知识扩展（Beta）。
