<p>➀ Researchers at Sejong University developed STAU, a hardware accelerator enabling edge devices to run large AI models like BERT and GPT with 5.18× speedup over CPUs and 97% accuracy;</p><p>➁ The design uses a Variable Systolic Array (VSA) and Radix-2 softmax optimization to reduce computational complexity and power consumption, cutting processing time by 68% for long inputs;</p><p>➂ Implemented on FPGA with a custom 16-bit floating-point format, STAU supports multiple transformer models via software updates, advancing on-device AI deployment without cloud dependency.</p>
Related Articles
- Prototype of a Particularly Sustainable and Energy-Autonomous E-Bike Terminal Developed at HKA6 months ago
- Enhancing Chitosan Films with Silanized Hexagonal Boron Nitride for Sustainable Applications6 months ago
- White Knight to save Shibaura6 months ago
- Ed Rides The Tariff Roller-Coaster6 months ago
- Ultra-Compact SoM For Edge AI And Wi-Fi 76 months ago
- Image Acquisition Software Launch for Centralized Control of NanoZoomer® MD Series6 months ago
- Trump creates U.S. Investment Accelerator to manage CHIPS Act and 'negotiate much better deals'7 months ago
- Water Purification and Energy Generation Using a CNF@CTAB-MXene/PTFE Janus Membrane7 months ago
- Optoelectronics Silicon For AI Interconnect7 months ago
- Contactless Timing for Paralympic Swimming7 months ago